

A Comparative Study of Aluminium Top Gate ZnO-Nanowire FETs with SAM Gate Dielectric

Dayal C. Sati¹, Manoj Kumar², Vivek Kumar³, Varun Sharma⁴

BRCM College of Engineering and Technology, Bahal, Bhiwani, India,^{1,3,4}
Om Sterling Global University, Hisar, Haryana, India²

Abstract: In this paper, the high-performance ZnO-nanowire FETs with patterned metal top-gate electrodes have been studied. A top-gate is developed that uses a very thin gate dielectric consisting only of an alkylphosphonic acid SAM that can be deposited from solution. The insulating quality of the SAM is investigated for top-gate FETs that utilize aluminium for the top-gate electrode. The comparison between aluminium top-gate ZnO nanowire FETs with aluminium oxide as dielectric and aluminium top-gate ZnO nanowire FETs with SAM dielectric is studied. When aluminium is used for the top-gate electrode, a hybrid dielectric is formed at the interface between the SAM and the aluminium, consisting of the SAM and a spontaneously formed aluminium oxide layer. The hybrid gate dielectric of the aluminium top-gate FETs was found to have a total thickness of 5-11nm. Owing to the hybrid gate dielectric, the aluminium top-gate FETs are operated with gate currents below 1pA for voltages up to 3V. The low gate current makes it possible to apply larger overdrive voltages compared to the gold top-gate FETs and therefore the aluminium top-gate FETs show larger drain current and larger transconductance. An aluminium top-gate FET with a peak transconductance of 50 μ S, an on/off current ratio of 10⁸, and a subthreshold slope of 100mV/decade has been demonstrated.

Keywords: Nanowire, field-effect transistor, zinc oxide, aluminium oxide, SAM.

1. INTRODUCTION

Over the past two decades the field of semiconductor nanowires has been one of the most active areas of research, with an exponentially increasing number of publications, more than 5500 publications in 2010 [1]. The growing interest is accompanied by an increasing number of techniques to manufacture nanowires from much different semiconductor material, such as silicon, gallium arsenide or zinc oxide to name just a few. In general, these fabrication techniques can be divided into two different categories, the top-down approach and the bottom-up approach. In the top-down approach, high-resolution patterning techniques, such as electron-beam lithography [2], stencil-mask lithography [3], nano-imprint lithography [4] or super lattice nanowire pattern transfer [5], are utilized to define quasi-one-dimensional nanowires by etching from three-dimensional bulk semiconductors or by metal evaporation. In contrast, the bottom-up approach relies on the assembly of atomic or molecular building blocks to build up the desired nanostructures. The potential of the bottom-up approach is the possibility to control the growth of nanostructures with near-atomic precision and to fabricate nanomaterials with distinct chemical composition and structure, which may not be accessible with conventional top-down fabrication methods [6, 7]. Common bottom-up techniques for the synthesis of nanowires are vapor-liquid-solid growth [8, 9], vapor-solid growth [10], or wet-chemical growth [11]. Due to substantial progress in the control of nanowire synthesis, it is now possible to grow nanowires with controlled diameters and lengths [12], radial and axial nanowire heterostructures [13], and even nanowires with controlled kinks [14]. The high level of control of the nanowire growth and the unique properties emerging from the quasi-one-dimensional structure of the nanowires has opened many novel applications for nanowires. To give an example, the group of Charles Lieber at Harvard University recently demonstrated the recording of electrical signals from the inside of a living cell using a specifically tailored V-shaped silicon nanowire [15].

The more traditional field for the potential application of nanowires is their use as active components in field-effect transistors (FETs) in future integrated circuits, such as microprocessors and non-volatile memories. The small dimensions of nanowires are promising for the realization of novel device geometries, such as gate-all around FETs [16] or vertical FETs [17, 18]. Compared to planar devices, the nanowire geometry is expected to provide better current control and allow for higher integration densities [19].

Besides the use in high-integration-density applications, semiconducting nanowires are also potentially useful in realizing high-performance FETs in large-area electronics, such as active-matrix displays [20] or sensor arrays, which require less complex circuitry and smaller FET densities. In state-of-the-art active-matrix displays thin-film transistors (TFTs) based on hydrogenated amorphous silicon or polycrystalline silicon are usually utilized to control the individual pixels. However, the processing of these materials typically requires temperatures above 300°C, which prevents their use on unconventional substrates, such as plastics or paper. Flexible polymeric substrates usually have a glass transition temperature below 200°C, so that semiconductors

that can be processed at lower temperatures are required for the fabrication of large-area electronics on flexible substrates. Materials that are potentially useful for the fabrication of FETs on flexible substrates are organic semiconductors [21], amorphous metal-oxides [22] and also single crystalline nanowires [23]. Although the synthesis of single crystalline nanowires often requires temperatures above 200°C, the nanowires can be grown on a substrate that can tolerate these high temperatures and then be transferred to the target substrate for FET assembly. As long as the temperature during FET manufacturing is below the glass transition temperature of the substrate, FETs based on semiconducting nanowires can be realized on polymeric substrates. Compared to TFTs based on organic semiconductors and amorphous metal-oxides, the larger charge-carrier mobilities of single-crystalline nanowires make it possible to reduce the lateral dimensions of the FETs while providing the same current. This is especially beneficial for display applications, since the area consumption of the FET restricts the size of the pixel emitter and hence reduces the aperture ratio.

The aim of this paper is the development of high-performance, low-voltage, top-gate FETs based on single-crystalline ZnO nanowires that can be fabricated at low temperatures and can thus be implemented on flexible substrates. Gate dielectrics based on SAMs are popular in the field of organic electronics and have shown low defect density, excellent insulating properties and large capacitances. However, their use for FETs based on inorganic semiconductors is much less investigated.

2. INTERFACIAL ALUMINIUM OXIDE AS A GATE DIELECTRIC FOR ALUMINIUM TOP-GATE FETS

The use of aluminium as the gate metal for top-gate ZnO-nanowire FETs is investigated. Two different gate dielectrics are utilized. The insulating properties of the interfacial aluminium oxide layer that forms spontaneously at the interface between the oxygen-plasma-treated ZnO nanowire and the aluminium top gate are examined. Subsequently, the use of a SAM gate dielectric with an aluminium top-gate electrode is also investigated. It has been shown that an insulating interfacial aluminium oxide layer is formed at the interface between ZnO and aluminium, when the ZnO nanowire is exposed to an O₂ plasma immediately prior to the aluminium deposition. In the following it is investigated whether the ability to tune the ZnO/Al interface from ohmic (Ar-plasma treatment) to insulating (O₂-plasma treatment) permits the fabrication of top-gate ZnO-nanowire FETs which utilize the interfacial aluminium oxide layer as the gate dielectric.

To prepare ZnO-nanowires FET with interfacial aluminium oxide gate dielectric, ZnO nanowires are dispersed on a Si/SiO₂ substrate and annealed at 600°C. The source and drain contacts are fabricated by EBL, Ar-plasma treatment, and thermal evaporation of 80nm thick aluminium. Next, the top gate is defined in the center of the nanowire by EBL, oxygen-plasma treatment (30sccm O₂, 10mTorr, 50W, 15sec), and aluminium evaporation (O₂-contact). A schematic of the FET is shown in figure 1 (a). In order to allow time for the formation of the interfacial aluminium oxide layer, the devices are characterized after two days of storage in ambient air. Since the FETs are realized on a Si/SiO₂ substrate, the charge-carrier concentration in the ZnO nanowire can be modulated either by the global silicon back gate or by the local aluminium top gate.




Figure 1: ZnO-nanowire FET in a dual-gate configuration with a global back gate and a non-overlapping Al top gate.

Figure 1 (a) shows schematic device structure of a dual-gate ZnO-nanowire FET ($L = 3\mu\text{m}$, $d_{\text{NW}} = 40\text{nm}$, $t_{\text{SiO}_2} = 100\text{nm}$). The conductivity of the ZnO nanowire can be modulated either by the global back gate or by the local top gate. The gate dielectric for the top gate consists of the thin aluminium oxide layer that forms spontaneously at the interface between the O_2 -plasma-treated ZnO and the deposited Al top gate. Figure 1 (b) shows back-gate transfer characteristics for $V_{\text{DS}} = 0.1\text{V}$ and a top-gate voltage $V_{\text{TG}} = 0\text{V}$. Figure 1 (c) shows Top-gate transfer characteristics for $V_{\text{DS}} = 0.1\text{V}$ and a back-gate voltage $V_{\text{BG}} = 0\text{V}$. The gate current increases symmetrically, as expected for charge carriers tunneling through a thin barrier. At $V_{\text{TG}} = 2\text{V}$ the gate dielectric breaks down. Figure 1 (d) shows transconductance as a function of the top-gate voltage. Due to the fact that the top gate does not overlap the source and drain contacts, the transconductance is near zero for $V_{\text{TG}} > 0\text{V}$.

Figure 1 (b) also shows the transfer characteristics of a dual-gate ZnO-nanowire FET obtained by sweeping the back-gate voltage (V_{BG}) from -20V to 10V . The drain-source voltage is 0.1V and the top-gate voltage (V_{TG}) is 0V . The FET has a channel length $L = 3\mu\text{m}$ and the nanowire diameter is $d_{\text{NW}} = 40\text{nm}$. The gate current is shown in red. Figure 1 (c) shows the transfer characteristics of the same device when the drain current is modulated by sweeping the top-gate voltage V_{TG} ($V_{\text{DS}} = 0.1\text{V}$ and $V_{\text{BG}} = 0\text{V}$). Because the interfacial aluminium oxide top-gate dielectric is thinner and has a larger capacitance than the SiO_2 back-gate dielectric, the voltage necessary to modulate the charge-carrier concentration is much smaller ($V_{\text{TG}} = \pm 2\text{V}$). Again, the gate current is plotted in red. In contrast to the gold top-gate devices presented in section 8.2.1, the top gate does not overlap the source and drain contacts. Therefore, the gate current shown in figure 1 (c) is a measure of the leakage current through the interfacial aluminium oxide layer at the interface between the O_2 -plasma-treated ZnO nanowire and the aluminium top gate.

2.1 GATE-CURRENT ANALYSIS

The behavior of the gate current can be well understood by figure 1 (b) and 1 (c). The thin interfacial aluminium oxide layer acts as a tunnel barrier. For top-gate voltages V_{TG} between -1V and 1V , the gate current shows a symmetric increase around 0V as expected for current limited by tunneling. For larger V_{TG} , the gate-current increase becomes asymmetric. While for $V_{\text{TG}} < 1\text{V}$, the slope of the gate current slightly decreases, the gate current starts to fluctuate for $V_{\text{TG}} > 1\text{V}$ and finally the gate dielectric breaks down at $V_{\text{TG}} \sim 2\text{V}$. The asymmetry of the gate current in this regime indicates the presence of a Schottky barrier connected in series to the tunnel junction. For increasingly negative V_{TG} , the depletion width in the ZnO increases and V_{TG} drops across the depleted part of the ZnO nanowire and the interfacial aluminium oxide. For increasingly positive V_{TG} , the depletion width in the ZnO nanowire is reduced. Hence, the voltage drop across the interfacial aluminium oxide increases and approaches the breakdown voltage. As a consequence of the breakdown of the dielectric, the use of the top-gate FETs with interfacial aluminium oxide gate dielectric is limited to relatively small gate-source voltages between -2V to 1V .

2.2 TRANSCONDUCTANCE ANALYSIS

A gate electrode that only partially overlaps the semiconductor channel along a length L_{Gate} is unfavorable since this requires additional electrostatic or chemical doping of the channel areas not controlled by the gate. This becomes apparent when the relationship between the transconductance and the top-gate voltage is considered (see figure 1 (d)). For positive top-gate-source voltages the transconductance drops to near to zero. This is due to the fact that parts of the nanowire channel are not controlled by the gate, so that increasing the gate bias beyond 0V does not lead to a larger drain current. This clearly shows the necessity of a gate electrode that overlaps the S/D contacts and thus controls the entire channel. In summary, the spontaneous formation of an AlO_x layer at the interface between ZnO nanowire and Al top gate can be exploited to fabricate top-gate ZnO-nanowire FETs. However, the low quality of the interfacial aluminium oxide and the need for a gate electrode overlapping the entire nanowire channel and the S/D contacts limit the applicability of the interfacial aluminium oxide as a gate dielectric.

3. ALUMINIUM TOP-GATE ZnO-NANOWIRE FETs WITH SAM GATE DIELECTRIC

It has been shown that the gate current of an gold top-gate ZnO-nanowire FET can be significantly reduced when the ZnO nanowire is covered with a SAM that acts as a gate dielectric layer. Based on these results, the influence of a SAM on the gate currents of aluminium top-gate FETs is investigated. Since the insulating SAM based on alkylphosphonic acid molecules covers the ZnO nanowire and also the aluminium S/D contacts, the use of the SAM permits the gate electrode to overlap the S/D contacts.

3.1 INVESTIGATION OF AL/AIO_x/SAM/AL LEAKAGE CURRENT

In order to quantify the insulating properties of the SAM in the regions where the Al gate electrode and the plasma-oxidized Al S/D contacts overlap, leakage-current-test junctions are fabricated with the help of polyimide shadow masks. Figure 2 (a) shows a photograph and a schematic cross section of the test junctions. The test junctions consist of an 80nm thick, O₂-plasma-oxidized aluminium bottom electrode, coated with a SAM based on pentadecylfluoro-octadecylphosphonic acid (FC₁₈-SAM, see inset figure 2 (b)), and an 80nm thick aluminium top electrode. The test-junction area is 60μm x 60μm. The thickness of the plasma-grown aluminium oxide is expected to be around 3-4nm [104]. Figure 2 (b) shows the current density through 14 leakage-test junctions (blue curves, Al/AIO_x/FC₁₈-SAM/Al) as a function of the applied voltage. For comparison, the red curve shows the leakage current density of a test junction without FC₁₈-SAM, in which the dielectric layer consists only of the plasma-grown aluminium oxide (Al/AIO_x/Al).




Figure 2: Leakage current density through Al/AIO_x/FC₁₈-SAM/Al junctions.

Figure 2 (a) shows Optical microscopy image and schematic cross section of the leakage-current-test junctions. The Al/AIO_x/FC₁₈-SAM/Al junction is defined in the overlap areas between the metal bottom electrode (framed red) and the metal top electrodes (framed blue). Figure 2 (b) shows Leakage current density through 14 Al/AIO_x/FC₁₈-SAM/Al junctions (blue curves). The insignificant variation of the leakage current confirms the junction uniformity. The red curve corresponds to the leakage current density of similar test junctions without FC₁₈-SAM. The FC₁₈-SAM reduces the leakage current density by more than three orders of magnitude. Figure 10.7 (c) shows Leakage current density through an Al/AIO_x/FC₁₈-SAM/Al junction under application of higher voltages. Up to -6V, the junction shows no indication of a dielectric breakdown.

The addition of the SAM leads to a reduction of the current density by more than three orders of magnitude at a voltage of 2V. The fact that the current fluctuations observed for the 14 Al/AIO_x/FC₁₈-SAM/Al junctions are extremely small indicates that the junctions are very uniform. Figure 2 (c) shows the leakage current density through an Al/AIO_x/FC₁₈-SAM/Al junction for voltages between 0V and -6V. This voltage range corresponds to the voltage drops observed across the overlap areas in the FETs. Up to a voltage of -6V the junctions show no indication of a dielectric breakdown.

3.2 ELECTRICAL CHARACTERISTICS OF ALUMINIUM TOP-GATE ZnO-NANOWIRE FETs WITH SAM GATE DIELECTRIC




Figure 3: Transfer and output characteristics of an aluminium top-gate ZnO-nanowire FET with SAM gate dielectric.

The FET has a channel length of 1.5μm and the nanowire diameter is 60nm. From the transfer characteristics a transconductance of 1μS, an on/off drain current ratio of 10⁷, and a subthreshold slope of 120mV/decade are

extracted. The small current leakage and the large breakdown voltage of the Al/AIO_x/FC₁₈-SAM dielectric with Al top electrode suggests that aluminium top-gate ZnO-nanowire FETs with gate electrodes overlapping the entire SAM-covered semiconductor channel and the SAM-covered aluminium S/D contacts can be fabricated with good yield and performance.

Figure 3 shows the transfer and output characteristics of an aluminium top-gate FET with SAM gate dielectric ($L=1.5\mu\text{m}$, $d_{\text{NW}}=60\text{nm}$). The FET has a transconductance of $1\mu\text{S}$, an on/off ratio of 107, a subthreshold slope of 120mV/decade , and a small hysteresis of 0.4V . It is especially gate-source voltages. For $V_{\text{GS}}<0\text{V}$, the gate-current is expected to be small in accordance with the below 0.1pA up to a gate-source voltage of 2V . This is in contrast to the observations of the gold top-gate FETs and is especially surprising with regard to the expected lower height of the Schottky barrier between aluminium and ZnO. For a lower Schottky barrier height, the leakage current is expected to be dominated by the tunneling current, as has been previously observed for the top-gate FETs with interfacial aluminium oxide gate dielectric. However, the gate current of the aluminium top-gate FETs with SAM gate dielectric is more than four orders of magnitude lower than the gate current of the top-gate FETs with interfacial aluminium oxide gate dielectric for $V_{\text{GS}}=2\text{V}$.

4. CONCLUSIONS

When aluminium is used for the top-gate electrode on the SAM-covered ZnO nanowires, it has been demonstrated that the gate dielectric consists of the SAM and an additional layer of aluminium oxide that spontaneously forms at the interface between the aluminium top-gate electrode and the SAM-covered ZnO nanowire. The formation of the aluminium oxide layer indicates that atmospheric oxygen diffuses to the SAM/Al interface. It is believed that due to a poor surface-wetting of the aluminium on the SAM-covered ZnO nanowire, hollow regions have been formed at the SAM/Al interface which may lead to the diffusion of oxygen to the SAM/Al interface and thereby promote the formation of the aluminium oxide. The hybrid gate dielectric of the aluminium top-gate FETs was found to have a total thickness of $5\text{-}11\text{nm}$. As a result, the aluminium top-gate FETs operate with gate currents below 1pA for voltages up to 3V . The low gate current makes it possible to apply larger overdrive voltages compared to the gold top-gate FETs and therefore the aluminium top-gate FETs show larger drain current and larger transconductance. An aluminium top-gate FET with a peak transconductance of $50\mu\text{S}$, an on/off current ratio of 10^8 , and a subthreshold slope of 100mV/decade has been demonstrated.

REFERENCES

- [1] P. Yang, R. Yan, and M. Fardy. Semiconductor Nanowire: Whats Next? Nano Letters, 10(5):1529-1536, 2010.
- [2] S. Bangsaruntip, G.M. Cohen, A. Majumdar, Y. Zhang, S.U. Engelmann, N. Fuller, L.M. Gignac, S. Mittal, J.S. Newbury, M. Guillorn, et al. High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire sizedependent scaling. International Electron Devices Meeting (IEDM), pages 1-4, 2009.
- [3] O. Vazquez-Mena, G. Villanueva, V. Savu, K. Sidler, M.A.F. Van den Boogaart, and J. Brugger. Metallic nanowires by full wafer stencil lithography. Nano Letters, 8(11):3675-3682, 2008.
- [4] S.Y. Chou, P.R. Krauss, and P.J. Renstrom. Imprint lithography with 25-nanometer resolution. Science, 272(5258):85, 1996.
- [5] N.A. Melosh, A. Boukai, F. Diana, B. Gerardot, A. Badolato, P.M. Petroff, and J.R. Heath. Ultrahigh-density nanowire lattices and circuits. Science, 300(5616):112, 2003.
- [6] J.V. Barth, G. Costantini, and K. Kern. Engineering atomic and molecular nanostructures at surfaces. Nature, 437(7059):671-679, 2005.
- [7] W. Lu and C.M. Lieber. Nanoelectronics from the bottom up. Nature Materials, 6(11):841-850, 2007.
- [8] L.E. Greene, B.D. Yuh, M. Law, D. Zitoun, and P. Yang. Solution-grown zinc oxide nanowires. Inorganic Chemistry, 45(19):7535-7543, 2006.
- [9] Y. Wu, H. Yan, M. Huang, B. Messer, J.H. Song, and P. Yang. Inorganic semiconductor nanowires: rational growth, assembly, and novel properties. Chemistry A European Journal, 8(6):1260-1268, 2002.
- [10] L.J. Lauhon, M.S. Gudiksen, D. Wang, and C.M. Lieber. Epitaxial core shell and core-multishell nanowire heterostructures. Nature, 420(6911):57-61, 2002.
- [11] B. Tian, P. Xie, T.J. Kempa, D.C. Bell, and C.M. Lieber. Single-crystalline kinked semiconductor nanowire superstructures. Nature Nanotechnology, 4(12):824-829, 2009.
- [12] B. Tian, T. Cohen-Karni, Q. Qing, X. Duan, P. Xie, and C.M. Lieber. Three-Dimensional, Flexible Nanoscale Field-effect transistors as Localized Bioprobes. Science, 329(5993):830, 2010.

- [13] S.C. Rustagi, N. Singh, W.W. Fang, K.D. Buddharaju, S.R. Omampuliyur, S.H.G. Teo, C.H. Tung, G.Q. Lo, N. Balasubramanian, and D.L. Kwong. CMOS inverter based on gate-all-around silicon-nanowire MOSFETs fabricated using top-down approach. *IEEE Electron Device Letters*, 28(11):1021-1024, 2007.
- [14] x H.T. Ng, J. Han, T. Yamada, P. Nguyen, Y.P. Chen, and M. Meyyappan. Single crystal nanowire vertical surround-gate field-effect transistor. *Nano Letters*, 4(7):1247-1252, 2004.
- [15] X V. Schmidt, H. Riel, S. Senz, S. Karg, W. Riess, and U. Goesele. Realization of a Silicon Nanowire Vertical Surround-Gate Field-Effect Transistor. *small*, 2(1):85-88, 2006.
- [16] X Y. Huang, X. Duan, Q. Wei, and C.M. Lieber. Directed assembly of one-dimensional nanostructures into functional networks. *Science*, 291(5504):630, 2001.
- [17] S. Ju, J. Li, J. Liu, P.C. Chen, Y.G. Ha, F. Ishikawa, H. Chang, C. Zhou, A. Facchetti, D.B. Janes, et al. Transparent active matrix organic light-emitting diode displays driven by nanowire transistor circuitry. *Nano Letters*, 8(4):997-1004, 2008.
- [18] T. Sekitani, T. Yokota, U. Zschieschang, H. Klauk, S. Bauer, K. Takeuchi, M. Takamiya, T. Sakurai, and T. Someya. Organic nonvolatile memory transistors for flexible sensor arrays. *Science*, 326(5959):1516, 2009.
- [19] W. Lim, J.H. Jang, S.H. Kim, DP Norton, V. Craciun, SJ Pearton, F. Ren, and H. Shen. High performance indium gallium zinc oxide thin lm transistors fabricated on polyethylene terephthalate substrates. *Applied Physics Letters*, 93:082102, 2008.
- [20] Y. Sun and J.A. Rogers. Inorganic semiconductors for flexible electronics. *Advanced Materials*, 19(15):1897 1916, 2007.
- [21] U. Oezguer, Y.I. Alivov, C. Liu, A. Teke, M.A. Reshchikov, S. Dogan, V. Avrutin, S.J. Cho, and H. Morkoc. A comprehensive review of ZnO materials and devices. *Journal of Applied Physics*, 98:041301, 2005.
- [22] C. Klingshirn, J. Fallert, H. Zhou, J. Sartor, C. Thiele, F. Maier-Flaig, D. Schneider, and H. Kalt. 65 years of ZnO research-old and very recent results. *physica status solidi (b)*, 247(6):1424-1447, 2010.
- [23] C. Klingshirn. ZnO: material, physics and applications. *European Journal of Chemical Physics and Physical Chemistry*, 8(6):782-803, 2007.